

Preliminary  
IOP Board  
Schematics

Rev : A  
Date : 06/07/84

By : A. K. Tsang  
R. Knauss  
J. Oloumi  
R. Swenson  
G. Thompson

File : [Ibis]<Daisy>IOP>DesignReview>Schematics.press

<b>XEROX</b> SDD	<i>Project</i> Dove	IOP Schematics	<i>File</i> IOP0.silx	<i>Designer</i> Tsang	<i>Rev</i> A	<i>Date</i> 6/06/84	<i>Page</i> 0
---------------------	------------------------	----------------	--------------------------	--------------------------	-----------------	------------------------	------------------

Logic Drawings


- Basic IOP :*
01. 80186 IOP
  02. Control Signals Buffering
  03. Address Latch & Data Buffers
  04. Local Memory
  05. I/O Address Decoding & Clocks
  06. Interrupt Controllers & NMI
  07. Ready Logic & Timers
  08. RS232C DTE & DCE Ports
  09. RS232C Controller
  10. Floppy Disk Controller - I
  11. Floppy Disk Controller - II
  12. Keyboard & Speaker Interface
  13. Ethernet Controller
  14. Input Port. Control Reg, Reset Control Reg, & HAP
  15. System Configuration EEPROM
  16. Mesa Processor & Control Store Interface Logic
  17. Reset Logic & Debugger Interface
  18. Expansion Channel Interface
  19. Pull-up Resistors & Misc
- Arbitor :*
20. Arbitration Logic
  21. Mode Control Logic
- DMA - Fifo Logic :*
22. DMA State Machine & S-Lines
  23. DMA Address Generation
  24. DMA - 80186 Interface & 80186 I/O Address Decode
  25. DMA Command & Status Registers
  26. Fifo Input & Output Regs
  27. FIFO Logic
- Rigid Disk Controller :*
28. 8x305 MicroController & Control Store
  29. 8x305 Data Store & I/O Decoding
  30. RDC Control Interface
  31. RDC Misc Interface
  32. RDC Serial Data Interface
  33. RDC Write Logic
  34. RDC Data Separator
  35. RDC PLL
  36. Spares
  37. 165-pin System Connector - I
  38. 165-pin System Connector - II
  39. 96-pin Expansion Channel Connector
  40. Peripheral Cables Connectors
  41. Filter Caps
  42. Fuses

*Others for SW boards :*


- A-Chip Interface Logic
- Mid-Ram & LED Display
- MultiBus Chassis Connector
- Dip-Switch
- KB RS232 D/R & DIP Socket
- Connection for Hold-LEDs
- Signals for Arbitor States
- RDC LED Display
- Platforms

- Block Diagrams :*
- 00x. Table Of Contents
  - 61x. IOP Block Diagram
  - 62x. Arbitor Block Diagram
  - 63x. DMA-Fifo Block Diagram
  - 65x. 8x305 MicroController
  - 66x. RDC Block Diagram


XEROX SDD	<i>Project</i> Dove	Table of Contents -- Logic Drawings	<i>File</i> IOP00.silx	<i>Designer</i> Tsang	<i>Rev</i> A	<i>Date</i> 6/06/84	<i>Page</i> 00
--------------	------------------------	--	---------------------------	--------------------------	-----------------	------------------------	-------------------




9346



ADDRESSES



RIGID DISK CONTROLLER  
BLOCK DIAGRAM





IOP

Note : Bit 00 is lsb









Programming Notes :

1. UCS : EPROM  
16 KBytes. 0 ws, ignore ext rdy
2. MCS : SRAM  
base addr = 10000H  
mem size = 16 KBytes/select line  
0 ws, ignore ext rdy
3. LCS : SRAM  
16 KBytes. 0 ws, ignore ext rdy
4. PCS : base addr = 0 in I/O space  
PCS.0.1.2.3 1 w.s.. ignore ext rdy  
PCS.4.5.6 0 w.s.. ignore ext rdy



80186 - 0  
Power - 1

XEROX SDD	Project Dove	80186 IOP	File pIOP01.sil	Designer Tsang	Rev A	Date 6/04/84	Page 01
--------------	-----------------	-----------	--------------------	-------------------	----------	-----------------	------------



S241, tPD = 6, 9  
 LS244, tPD = 12, 18  
 ALS244, tPD = 3, 10

S240, tPD = 5, 7  
 LS240, tPD = 12, 18  
 ALS240, tPD = 2, 9


Loadings:  
 Rd' 12 MOS, 2 LS  
 WrL' 10 MOS, 2 LS  
 MasterRst' 10 LS, 1 S

74244 - 2  
 74240 - 1  
 Resistor - 0

XEROX SDD	Project Dove	Control Signal Buffering	File pIOP02.sil	Designer Tsang	Rev A	Date 6/06/84	Page 02
--------------	-----------------	--------------------------	--------------------	-------------------	----------	-----------------	------------




**Address Bus**




ALS373: tD-Q = 4.16 tE-Q = 6.20  
tSU = 10, tH = 7, tW = 10 min

**Data Bus A (8 bit bus)**



**Data Bus B (16 bit bus)**



ALS245: tA-B = 3, 10  
tC-B = 5, 20


XEROX SDD	Project Dove	Address Latch & Data Buffers	File pIOP03.sil	Designer Tsang	Rev A	Date 6/06/84	Page 03
--------------	-----------------	------------------------------	--------------------	-------------------	----------	-----------------	------------

Note : Bit 00 is lsb


### 16 KBytes of EPROM

(Memory Address : FC000H -- FFFFFH)

#### High Byte



#### Low Byte



(O w.s.)  
tAA = 250  
tCE = 250  
tOE = 100  
tDF = 60


Use IOPUCS' for 2nd etch.

(temp only)


### 16 KBytes of SRAM

(Memory Address : 0 -- 3FFFFH)

#### High Byte



#### Low Byte




(O w.s.)  
tAA = 150  
tCS = 150  
tOE = 70  
tDF = 50


Use PUC for 2nd etch

(temp only)

This section can be removed at 2nd etch.




Note: This circuit is to allow Ethernet chip to boot from EPROM. May be removed when A-Chip memory arrives.





\* Pin 26 of i2764 is connected to A.14 to allow i27128.

XEROX SDD	Project Dove	Local Memory	File pIOP04.sil	Designer Tsang	Rev A	Date 6/04/84	Page 04
--------------	-----------------	--------------	--------------------	-------------------	----------	-----------------	------------


# I/O Address Decoding



A.01, A.02, A.03 are used for I/O controllers' address lines.




## Clocks





74393 - 1  
Resistor - 0

XEROX SDD	Project Dove	I/O Address Decoding & Clocks	File pIOP05.sil	Designer Tsang	Rev A	Date 6/06/84	Page 05
--------------	-----------------	----------------------------------	--------------------	-------------------	----------	-----------------	------------




\* NMI is an edge-triggered input by a L to H transition and syn. internally.  
A duration of one or more c.c. will guarantee service at next inst boundary.



Note:


- 80186 operates in
  - \* IRMX mode
  - \* Internal interrupt sources as slaves to ext master PIC
  - \* Internal vectoring
- Master PIC operates in
  - \* as master PIC (ie. SP' = H)
  - \* non-buffered mode
  - \* cascade mode
  - \* special fully nested mode
  - \* all inputs are edge-triggered
  - \* slave intr ctlr inputs at : IR3, IR5, IR6, IR7
- Slave PIC operates in
  - \* as slave PIC (ie. SP' = L)
  - \* non-buffered mode
  - \* cascade mode
  - \* all inputs are edge-triggered




Resistor - 1  
8259 - 0

XEROX SDD	Project Dove	File pIOP06.sil	Designer Tsang	Rev A	Date 6/06/84	Page 06
--------------	-----------------	--------------------	-------------------	----------	-----------------	------------






Ch A: modem -- DTE






Ch B: DCE -- printer

8274d-1  
8274c-0

XEROX SDD	Project Dove	File pLOP08.sil	Designer Tsang	Rev A	Date 6/06/84	Page 08
RS232C DTE & DCE Ports						





- 8274 operates in interrupt driven mode & vector mode.
- Reset must be true for one complete cc for proper int reset (250 ns).
- Wr' signal must be > 250ns.
- Need 1 w.s. to satisfy tRR, tWW, & tRD.
- Leading edge of RD'' sets the In-Service Latch.
- CPU should read RR2 of Ch.B to determine which internal source requested service (in non-vector mode)
- Before leaving intr service routine, must do a EOI to 8274 to reset highest priority source under service.
- About IPI'
  1. For non-INTA cycle, IntrAckCycle = L, so IPI' is normally L = => allow 8274 to gen intr.
  2. During INTA cycle, if IOP is not servicing this 8274, 232IntrSeled' remains H, causing IPI' to be H during second INTA pulse. This will abort the 8274 INTA sequence and prevent it to deliver the interrupt type.
  3. During INTA cycle, if IOP is servicing this 8274, 232IntrSeled' will become L during the first INTA pulse and remain L for the rest of the INTA cycle. So IPI' will remain L and 8274 will issue the interrupt type to the bus.





Resistor - 1  
8274b - 0

XEROX SDD	Project Dove	RS232C Controller System Interface	File pIOP09.sil	Designer Tsang	Rev A	Date 6/04/84	Page 09
--------------	-----------------	---------------------------------------	--------------------	-------------------	----------	-----------------	------------



\* DriveSelect3' = 14  
\* DriveSelect4' = 6




- \* Not all drive mfgers implement the InUse' signal.
- \* MotorOn' will turn all motors ON.  
A 500 ms delay must be allowed before reading or writing.  
For max motor life, deactivate this line if no command has been issued to the drives w/i 2 sec. after completion of a previous command.
- \* Drive Select signal(s) gate multiplexed input & output lines in drive.

\* Support 2 drives only.

9229 - 1  
8272c - 0

XEROX SDD	Project Dove	Floppy Disk Controller - I	File pIOP10.sil	Designer Tsang	Rev A	Date 6/06/84	Page 10
--------------	-----------------	----------------------------	--------------------	-------------------	----------	-----------------	------------






(TC must be issued to 8272A ~ 18 us after last DmaAck)

- \* min tRQR = 1.6 us (DMA req to DMA Rd)  
Delay in 80186 = 5 c.c. = 625 ns.  
So, need to delay 8272 DMA req by ~ 1000 ns.
- \* 8272 DMA req will go away 200 ns after DMA Ack is presented to 8272.

### Signal Cable Ground



#### Signal Connector

- \* 34-pin PCB edge connector, 0.100 inch spacing
- \* Pins 2 & 34 are spare.
- \* Pin 2 is located at the end near the key slot on component side.
- \* All odd numbered pins are ground, located on non-component side.
- \* ScotchFlex P/N 3463-0001 or AMP P/N 583717-5
- \* Signal cable in max 10 ft of ribbon or twisted pair

#### Power Connector

- \* 4 pins Mate-N-Lok connector
- \* AMP P/N 1-480424-0
- \* Pins: AMP P/N 61473-1
- \* Wire: #18 AWG


+12v = 1, +5v = 4,  
GND = 2, 3

#### Frame Ground Mating Connector


- \* AMP P/N 60972-1

XEROX SDD	Project Dove	Floppy Disk Controller - II	File plOP11.sil	Designer Tsang	Rev A	Date 6/06/84	Page 11
--------------	-----------------	-----------------------------	--------------------	-------------------	----------	-----------------	------------

### Keyboard Interface :



### Speaker Interface :





**Keyboard Interface :**

- \* 9600 baud
- \* 1 start bit, 8 data bits, 1 stop bit.  
~ 1 character per ms.
- \* kb takes ~ 10 ms per scan, then take  
~ 5 ms to send 1 - 3 bytes of  
kb/mouse code to IOP.


**Connector :**

KbrdData	1	SN75176A	RS422A	75477 - 9
KbrdData'	2	DS3695	RS485	75176b - 8
Gnd	3			75176a - 7
Vcc	4			power - 2
ResetKbRd'	5	75157 (R)		8251 - 0
unused	6	75158 (D)		

XEROX SDD	Project Dove	Keyboard & Speaker Interfaces	File plOP12.sil	Designer Tsang	Rev A	Date 6/06/84	Page 12
--------------	-----------------	-------------------------------	--------------------	-------------------	----------	-----------------	------------



XEROX SDD	Project Dove	Ethernet Controller	File pIOP13.sil	Designer Tsang/Thompson	Rev A	Date 6/06/84	Page 13
-----------	--------------	---------------------	-----------------	-------------------------	-------	--------------	---------





- \* Host address is 48 bits long, stored in addresses 0 - 5 of the PROM.
  - \* Address 6 contains an 8-bit checksum.
  - \* Address 7 contains the complement of the checksum.
- | I/O Address | Host Address Bits |
|-------------|-------------------|
| 90          | 0 -- 7            |
| 92          | 8 -- 15           |
| 94,96,98    |                   |
| 9A          | 40 -- 47          |
| 9C          | Checksum          |
| 9E          | Checksum'         |
- Possible PROMs :
- |          |       |
|----------|-------|
| 74S288   | 25 ns |
| 82S123   | 50 ns |
| HM7603   | 50 ns |
| AMD27S19 | 40 ns |

- Reset Pulse Width Requirements :
- \* 8255A-5, at least 50 us after power-up ;  
at least 500 ns for subsequent reset pulses.
  - \* 8272A, 14 tCY = 3.5 us.
  - \* 8274, > 250 ns.
  - \* 8251A, 6 tCY = 3 us.
  - \* 82586,
  - \* 80186, at least 50 us after power up ;  
at least 4 cc = 0.5 us for subsequent resets.
  - \* Mesa chip,
  - \* Keyboard, (8048), active for 50 ms after power-up ;  
20 us for subsequent resets.

(increment = 02H)

Project	File	Designer	Rev	Date	Page
XEROX SDD	pIOP14.sil	Tsang	A	6/05/84	14



- \* EEPROM locates at I/O addresses 1000H - 1FFFH (second lower 4K region)
- \* 10,000 Erase/Write cycle
- \* 10 yrs data retention
- \* On-chip sensing circuit disables internal programming if VCC falls below 4V.


tACC = 250  
tCE = 250  
tOE = 100  
tDF = 60  
min tWP = 100  
Write Cycle = 20 ms max

2817A - 3  
power - 2  
9346 - 1



XEROX SDD	Project Dove	System Configuration EEPROM	File plOP15.sil	Designer Tsang	Rev A	Date 6/04/84	Page 15
--------------	-----------------	-----------------------------	--------------------	-------------------	----------	-----------------	------------

## Mesa Processor & Control Store Interface


Block Diagram :



Note : Shift Reg shifts on L-to-H transition of clock.




### Reset Logic :



- Note :
1. 186ResetIn' should go H no sooner than 50 us after power up.
  2. 186ResetIn' is required to be low for > 4 c.c. = 0.5 us.
  3. 186 begins fetching inst ~ 7 c.c. after 186ResetIn' goes H.

PowerNormal becomes H btwn 50 - 250 ms after all power supply outputs have exceeded 94 % of nominal.

### Debugger Cable Interface :





DebugInIntr == > 8255 to 80186  
 DebugOutIntr == > 80186 to 8255

Resistor - 3  
 Plat18 - 2  
 Diode - 1  
 Switch - 0


XEROX SDD	Project Dove	Reset Logic & Debugger Interface	File pIOP17.sil	Designer Tsang	Rev A	Date 6/06/84	Page 17
--------------	-----------------	-------------------------------------	--------------------	-------------------	----------	-----------------	------------

(S2' = L for I/O ref)



### Exp Chan Intr Ctlr

(for testing only)  
XIntrReq7 for etch





Resistor - 1  
8259 - 0

XEROX SDD	Project Dove	Expansion Channel Interface	File pIOP18.sil	Designer Tsang	Rev A	Date 6/04/84	Page 18
--------------	-----------------	-----------------------------	--------------------	-------------------	----------	-----------------	------------






AD - Bus Pull-up R's




Note: If want to pull-up 186 AD-Bus, can insert 10K R-paks into these two sockets.

Misc Pull-up R's





DMA/RDC :




- \* PulUp3 goes to clear' & reset' inputs not otherwise provided for;
- \* PulUp2 goes to set inputs not otherwise provided for;
- \* PulUp1 goes to all others.

\* RmOf' is driven by the ICE unit adaptor and is pulled up when the ICE unit is not connected.






**\*NOTE:**  
 Software **MUST** guarantee that the PCE reset is released before the AllowPCCmd' is executed. If this sequence is not adhered to, the arbiter **WILL FAIL** to function properly.



<b>XEROX</b> SDD	Project Dove	<b>DMA State Machine &amp; S - Lines</b>	File pIOP22.sil	Designer Oloumi	Rev A	Date 6/06/84	Page 22
---------------------	-----------------	--	--------------------	--------------------	----------	-----------------	------------

Deliver DMA Address during T1 state

186 Bus



Notes:

CP at t will count/load

IO Address:


A04-A01 = OXXX All for 2942 i.e.

- 0000 Write CR2-CR0
- 0001 Read CR2-CR0
- 0010 Read Word Counter
- 0011 Read Addr Counter
- 1000 DMA CMD/Status
- 1001 Preset A1' (Write only)
- 1010 CTL CMD/Status
- 1011 Start DMA (write only)

- 0100 Re-initialize Counters and Load Address (bits 23-9&0)
- 0101 Load Address (bits 8-1)
- 0110 Load Word Count
- 0111 En Counters (don't use)

DMA Starting Address is given by two writes into the registers:  
 A04-A01 = 0101 Loads bits 8-1 of the starting address (inside the AM2942).  
 A04-A01 = 0100 Loads bits 23-9 (given over bits 14-00 of the DATA bus).  
 Bit 15 of data is routed as bit 0 of Starting Address.


DMA Starting address is not readable by IOP  
 Writing the Upper address bits (23-9) will also re-initialize the Word Counter and Address Register bits 8-1.




Power Box - 0  
 S373 - 1  
 AM2942 - 2  
 LS245# - 3  
 LS244# - 4

XEROX SDD	Project Dove	File DMA Address Generation	Designer plOP23.sil	Rev A	Date 6/06/84	Page 23
--------------	-----------------	--------------------------------	------------------------	----------	-----------------	------------

### 186 Address Decode



### DMA-Fifo to 80186 Bus Transceiver




LS245# - 1

XEROX SDD	Project Dove	DMA - 80186 Interface & 186 I/O Address Decode	File plOP24.sil	Designer Oloumi	Rev A	Date 6/06/84	Page 24
--------------	-----------------	---	--------------------	--------------------	----------	-----------------	------------


Fifo Data Bus

Note:

IOP will load command Regs using WRL' signal (uses lower order byte)



XEROX SDD	Project Dove	DMA Command & Status Registers	File pIOP25.sil	Designer Oloumi, Swenson	Rev A	Date 6/06/84	Page 25
--------------	-----------------	-----------------------------------	--------------------	-----------------------------	----------	-----------------	------------



Notes:  
 FIFODIR = 1 is Mem.-to-Disk  
 FIFODIR = 0 is Disk-to-Mem.  
 DT/R' = 1 is IOP-to-Disk  
 DT/R' = 0 is Disk-to-IOP  
 CP at t will count/load

-Reminder: State Machine assures the timing for DRead' & DWrite' (with respect to ADDR'/Data)



S373 - 1  
 LS244# - 4

XEROX SDD	Project Dove	Fifo Input & Output Regs	File plOP26.sil	Designer Oloumi	Rev A	Date 6/06/84	Page 26
--------------	-----------------	--------------------------	--------------------	--------------------	----------	-----------------	------------



**Reminders:**

FIFODIR is only used by the registers around the FIFO to channel correct data into and out of FIFO

FIFO Size created will be 512 X 16 bits

Parity is NOT supported!

**Notes:**


FIFODIR = 1 is Mem.-to-Disk

FIFODIR = 0 is Disk-to-Mem.


DT/R' = 1 is IOP-to-Disk

DT/R' = 0 is Disk-to-IOP

CP at t will count/load



"D" selection is for Mem-to-FIFO direction  
 "B" selection is for FIFO-to-mem direction



MK4501 - 1  
 AM2942 - 2  
 82S181 - 4


XEROX SDD	Project Dove	Fifo Logic	File plOP27.sil	Designer Swenson,Oloumi	Rev A	Date 6/06/84	Page 27
--------------	-----------------	------------	--------------------	----------------------------	----------	-----------------	------------

MicroController Section :

Note :

- \* 8x305 -- Bit 00 is msb
- \* I/O Bus -- Bit 00 is lsb

Note: 8x305 bus numbers run in the opposite direction from Daisy.




82181 - 2  
8x305p - 6  
8x305 - 1


XEROX SDD	Project Dove	8x305 MicroController & Control Store	File pIOP28.sil	Designer Swenson, Olumi	Rev A	Date 6/04/84	Page 28
--------------	-----------------	--	--------------------	-------------------------------	----------	-----------------	------------

# MicroController Data Store


Note: Sc indicates that a write is occurring.







# I/O Decode





XEROX SDD	Project Dove	8x305 Data Store & I/O Decoding	File pIOP29.sil	Designer Swenson	Rev A	Date 6/07/84	Page 29
--------------	-----------------	------------------------------------	--------------------	---------------------	----------	-----------------	------------





















XEROX SDD	Project Dove	RDC Write Logic	File plOP33.sil	Designer Swenson	Rev A	Date 6/05/84	Page 33
--------------	-----------------	-----------------	--------------------	---------------------	----------	-----------------	------------











Spares



DMA



Arbitor



XEROX SDD	Project Dove	Spares	File pIOP36.sil	Designer Tsang	Rev A	Date 6/07/84	Page 36
--------------	-----------------	--------	--------------------	-------------------	----------	-----------------	------------

**S0186 IOP Related Signals :**

AA.23	(tri.o)	↔ J1.036
AA.22	(tri.o)	↔ J1.039
AA.21	(tri.o)	↔ J1.042
AA.20	(tri.o)	↔ J1.045
AA.19	(tri.o)	↔ J1.034
AA.18	(tri.o)	↔ J1.037
AA.17	(tri.o)	↔ J1.040
AA.16	(tri.o)	↔ J1.043
AD.15	(bi)	↔ J1.006
AD.14	(bi)	↔ J1.009
AD.13	(bi)	↔ J1.012
AD.12	(bi)	↔ J1.015
AD.11	(bi)	↔ J1.018
AD.10	(bi)	↔ J1.021
AD.09	(bi)	↔ J1.024
AD.08	(bi)	↔ J1.027
AD.07	(bi)	↔ J1.004
AD.06	(bi)	↔ J1.007
AD.05	(bi)	↔ J1.010
AD.04	(bi)	↔ J1.013
AD.03	(bi)	↔ J1.016
AD.02	(bi)	↔ J1.019
AD.01	(bi)	↔ J1.022
AD.00	(bi)	↔ J1.025

S.2'	(tri.o)	↔ J1.035
S.1'	(tri.o)	↔ J1.038
S.0'	(tri.o)	↔ J1.041
↔ J1.017	AChipALE	
↔ J1.056	AChipRd'	
↔ J1.020	AChipWrH'	
↔ J1.023	AChipWrL'	
↔ J1.050	AChipLCS'	
186DT/R'	(tri.o)	↔ J1.005
186DEn'	(tri.o)	↔ J1.008
186BHE'	(tri.o)	↔ J1.044
IOPUCS'		↔ J1.049
IOPPCS.2'		↔ J1.065
IOPPCS.3		↔ J1.068
8MHzClk-bp		↔ J1.029
16MHzClk-bp		↔ J1.088
Reset-Sys'		↔ J1.161
↔ J1.014	MemRdy	
↔ J1.073	DBrk/Daisy'	
↔ J1.076	ParityCheck'	
↔ J1.082	DpVertEvent'	
IOPI/ORd'		↔ J1.048
IOPI/OWrH'		↔ J1.054
IOPI/OWrL'		↔ J1.057

**IOP-MP Signals :**

CSWrEn	↔ J1.095
CSLoad/Shift'	↔ J1.098
CSBufferEn	↔ J1.101
CSDataIn	↔ J1.104
CSShiftClk	↔ J1.107
↔ J1.110	CSDDataOut
HaltMesaP'	↔ J1.103
RstMesaP'	↔ J1.109
IOPIntrMesaP	↔ J1.094
↔ J1.097	MesaPintrIOP

**IOP-Power Supply :**





↔ J1.160	PowerNormal
↔ J1.163	BootButton
LED1	↔ J1.162
LED2	↔ J1.164
LED3	↔ J1.165





**IOP-PCE Signals :**

IOPResetPC'	↔ J1.066
ArbHoldPCE	↔ J1.072
↔ J1.074	PCEHdaToArb
↔ J1.078	PCEIntrIOP'

### Rigid Disk Drive Signals :

### Power :





Power :

